david l

Denali News

Denali Memory Report

All About EDA

CAD and VLSI

DAtum

Digital Implementation

Digital IC Design

EDA Geek

EE Times Design News

Gabe on EDA

Happy Holden's PCB Insights Blog

IntelligentDV -Blog

John Isaac's Electronics Industry Trends Blog

Logic Design

Magic Blue Smoke

Manufacturability Signoff

On Cores

PCB Design

Pradeep Chakraborty's Blog

System Design and Verification

THE VLSI HOMEPAGE

Cool Verification

A View from the Top: A System-Level Blog

Analog Insights

Chips and BS

Dave Brady - PCB Development Acceleration Blog

EDA Blog

EDA Thoughts

Fahrvergnügen

Hacking Cough

John's Semi-Blog

Mannerisms

Ninja ASIC Verification

RocketBlog - a discussion about all things related to FPGA verification and debug

Screaming Circuits

Sramana Mitra on Strategy

Tensilica News

Taken for Granted

The Standards Game

The Tao Of ASICs

The Xuropean

Verification Blog

harry ... the ASIC guy

Adventures in ASIC Digital Design

Coaching Excellence in IC Design Teams

Custom IC Design

DFT Digest

five computers

Greeley's Ghost

Inside Protocol Verification

Kiran Bulusu's Blog

Oasys Blog

Oh, one more thing

Pallab's Place

Practical Chip Design

Shrinking Violence Blog

System Verification Blog

The Digital Electronics Blog

Tuning into Jim

Travelling On The Silicon Road

Verification Vertigo

Verilab Blog

SKMurphy

ASIC-System On Chip (SoC)-VLSI Design

Calibre Blog: Digital IC Insights

Daniel Nenni's Blog

Design And Reuse

Darkling Wood

EDA Graffiti

FPGA Central blogs

FPGA Blog

Functional Verification

IC Packaging and SiP

JB's Circuit

Leibson's Law

NextGenLog

Metric Driven Verification

RF Design

Semifore

State of the Media

The Eyes Have It

Tips for HVL and HDL users with special emphasis on Specman-e, SystemVerilog and Questa

To USB or Not to USB